Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15550 Discussions

What is the format of A10 and jesd204b data? data mapping

YLi20
Beginner
917 Views

jesd.bmpThe DAC38j82 I used

How does FPGA's IP core data format be arranged?

According to the instructions, when I send them, I arrange them in this way.

jesd204b_tx_link_data[127:0] = {I0,I1,I2,I3,I4,I5,I6,I7}

jesd204b_tx_link_data[127:0] = {Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7}

But this data maping is wrong.

 

I configure LMFS is 8212

Just like in the picture, is there an example of 8lane?

 

 

 

 

 

 

 

 

0 Kudos
2 Replies
caterina
Beginner
123 Views

Hi!

We have faced the same problem with LMFS = 8212.

DAC is different (AD9161), but it seems that the problem is with wrong mapping in Arria10 side. 

Would you mind helping us with this mapping???

We sent complex sine wave, but the image was very far from expected.

1.png3.png4.png5.png

caterina
Beginner
80 Views

The right mapping for [AD9161 LMFS=8212 + JESD204B Intel FPGA IP] is

AD9161_Intel_map.png

Reply