Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

What is the issue with my simulation

Altera_Forum
Honored Contributor II
‎09-03-2015 09:05 PM
1,362 Views

The code compiles, yet the simulation stops. See attached image. 

So what is the problem here?
Preview file
20 KB
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎09-03-2015 09:33 PM
576 Views

Unfortunately your snapshot is unreadable. But the most likely cause is you have a zero delay timing loop unless that's an error message in the front. 

 

Pete
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-03-2015 09:57 PM
576 Views

the "simulation flow" in the very front is what I am asking about. The code compiles, yet when I attempt to simulate a waveform, I get that error message.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-04-2015 07:10 AM
576 Views

The picture is too small to see the error. Please post the text

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.