Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

What is the number of minimum DSP required to achieve D(32 bit)=A(5 bit)*B(32 bit)+C(32 bit) functio

FPGAOLOG
New Contributor I
903 Views

What is the number of minimum DSP required to achieve D(32 bits)=(A(5 bits)*B(32 bits)) truncated to 32 bits +C(32 bits) function, and the modes of the DSPs

0 Kudos
3 Replies
Kshitij_Intel
Employee
874 Views

Hi,


Which device you are targeting and generally DSP slices has 25x18 multipliers but you have the input of 32 bits.

In general 1 multiply and addition operation consumes 1 DSP slice.



Above figure will use 2 DSP slices, considering x[n] and c[n] is of 15-bits.


Thank you

Kshitij Goel


0 Kudos
FPGAOLOG
New Contributor I
869 Views

Sorry missed the device info. It is Agilex device. Is there a way to pack it into one DSP?

0 Kudos
Kshitij_Intel
Employee
834 Views

Hi,


The only way is reduce the number of bits for your variables. FYR.


https://www.intel.com/content/www/us/en/docs/programmable/683037/21-2/features-88692.html


Thank you

Kshitij Goel


0 Kudos
Reply