Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17254 Discussions

Why are latches abhored in Programmable Logic Synthesis and Analysis tools

Altera_Forum
Honored Contributor II
‎11-08-2012 11:20 AM
1,004 Views

Transparent latches are apparently not present in FGPAs and creating them out of multiple computational logic elements somehow results in loops. 

Why exactly are latches hated? 

 

Besides this, I wanted to know as to what things does a buffer encompass. Is it just a D-flip flop or a tri-state element? tri-states do not have a memory as far as I know. Than how are they a buffer?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-12-2012 11:25 AM
327 Views

I never expected this question to be so hard, or is there something else wrong with it?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.