Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16736 Discussions

Why does Intel Quartus Prime not permit VHDL external names in synthesizable code?

gyuunyuu
New Contributor II
1,059 Views

VHDL external names are where we use the << and >> symbols to declare an alias to a signal in another level of hierarchy in the design. They are often used in testbench code.

 

It seems that this feature is not allowed in Intel Quartus Prime for synthesis. I get this error when I declare a hierarchical signal:

 

Error (10500): VHDL syntax error at LED.vhd(16) near text "<"; expecting an identifier, or a string literal

 

Why is this feature not supported for synthesis?

 

0 Kudos
6 Replies
KhaiChein_Y_Intel
802 Views

Hi,

 

May I know the edition (Pro/Standard) and version of the software you are using?

 

Thanks.

0 Kudos
KhaiChein_Y_Intel
802 Views

Hi,

 

May I know if you have any updates?

 

Thanks.

0 Kudos
gyuunyuu
New Contributor II
802 Views
I thought I had replied already. I am using Quartus Standard 18.0.
0 Kudos
KhaiChein_Y_Intel
802 Views

Hi,

 

I am sorry for missing out the information. I think your reply is not reflected in the forum replies (see below)Capture.PNG

Have you tried to compile in the Pro edition? The Standard edition has limited language support for VHDL-2008. You may refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/po/ss-quartus-comparison.pdf.

 

Thanks.

0 Kudos
gyuunyuu
New Contributor II
802 Views

I do not have license for the pro edition. It seems that this feature in the language is intended for testbenches and not intended to be supported in synthesis.

This item closes here and no more discussion is required.

0 Kudos
KhaiChein_Y_Intel
802 Views

Hi,

Sure. Let me know if you need help.

 

Thanks.

0 Kudos
Reply