Why is this wire not driven in functional simulation?

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Why is this wire not driven in functional simulation?

410 Views

Hello

I am trying to implement a basic UART transmitter in the project "uart_test" attached. The top level entity has two blocks, "baud-generator" and "uart-transmitter".

During simulation, I plot the accumulator register in the block "baud_generator" and get the expected result. However, the plot window shows an "X" output for the node "clk_out" (even though this output is assigned to accumulator bit 16 - baud_accumulator[16] - in "baud_generator").

I'm not sure what I set up incorrectly in the simulation?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.