Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15469 Discussions

Why is this wire not driven in functional simulation?

DVonA
Beginner
205 Views

Hello

 

I am trying to implement a basic UART transmitter in the project "uart_test" attached. The top level entity has two blocks, "baud-generator" and "uart-transmitter".

 

schematic.PNG

 

 

During simulation, I plot the accumulator register in the block "baud_generator" and get the expected result. However, the plot window shows an "X" output for the node "clk_out" (even though this output is assigned to accumulator bit 16 - baud_accumulator[16] - in "baud_generator").

 

sim_results.PNG

 

 

I'm not sure what I set up incorrectly in the simulation?

0 Kudos
0 Replies
Reply