Will it matter if some paths inside an DDR interface IP doesn't meet timing?

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Will it matter if some paths inside an DDR interface IP doesn't meet timing?

977 Views

Hi,

I've got some setup violations inside the DDR_ALTM_phy_alt_mem Mega Function. Looks like one of them is from may_refresh pin to the node wkTimer;

How could I fix these kind of violations? Do I need to write some constraints in addtion to the constraints file generated with instantiation?

Will it cause the chip to run incorrectly if I just leave violations like this there.

Thanks a lot.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.