Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16557 Discussions

Will it matter if some paths inside an DDR interface IP doesn't meet timing?

Altera_Forum
Honored Contributor II
841 Views

Hi, 

 

I've got some setup violations inside the DDR_ALTM_phy_alt_mem Mega Function. Looks like one of them is from may_refresh pin to the node wkTimer; 

 

How could I fix these kind of violations? Do I need to write some constraints in addtion to the constraints file generated with instantiation? 

Will it cause the chip to run incorrectly if I just leave violations like this there. 

 

Thanks a lot.
0 Kudos
0 Replies
Reply