Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17049 Discussions

about the " Error: Can't place DSP block slice"

Altera_Forum
Honored Contributor II
1,501 Views

Hi, 

My project is based on the device EP2S60F1040I4 and quartus II v9.1 sp 2,and I use the Floating-Point Megafunctions such as altfp_div,altfp_mult,etc.But fitter failed and the error is "Error: Can't find legal locations for 2 of the DSP block slice(s) in the design".But the flow summary shows " DSP block 9-bit elements 132/288 (46%) ",there are enough DSP blocks left,why the error occours? 

The fitter error messages are  

Error: Cannot place node "monitor_pulse_nh_5:inst|fdiv_time_let:fdiv_inst_time_left|fdiv_time_let_altfp_div_8bi:fdiv_time_let_altfp_div_8bi_component|fdiv_time_let_altfp_div_pst_8af:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_out5" constrained to location CUSTOM_REGION_X12_Y2_X35_Y26, but without the location constraint the Fitter would have found a legal location for this node. 

And the help of Altera is:  

 

ACTION: 

Remove the specified location assignment for the specified node and for all other nodes in the same DSP block slice. If necessary, modify the global signal logic option to remove any regional clock assignments to nodes that feed the clock ports on the nodes of the same DSP block slice as the specified node. Click the + icon to expand the list of nodes that cannot be placed in the device. 

 

 

 

But I don't know how to remove the specified location assignment manually. 

Could you please give me help? 

 

Thanks! 

 

infotech
0 Kudos
0 Replies
Reply