Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Объявления
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Обсуждение

an error about FIR Compiler v8.1

Altera_Forum
Почетный участник II
1 617Просмотр.

I designed a fir filter using FIR Compiler v8.1 but compilation failed. 

error: design library "auk_dspip_lib" doesn't contain primary unit "auk_dspip_lib_pkg_fir_81" . 

How to deal with it? 

 

Thanks.
0 баллов
5 Ответы
Altera_Forum
Почетный участник II
889Просмотр.

Another question : 

 

A long counter has a long carry chain which will increase the delay.  

How to judge a counter is too long for a design? 

Does the way to deal with it is to cut the long counter to several shorter counter? Can Quartus automatically do it when performing the synthesis?
Altera_Forum
Почетный участник II
889Просмотр.

Hi tigre,  

 

You have to add that file into your project. It is located in the altera library files under ip\fir_compiler\lib
Altera_Forum
Почетный участник II
889Просмотр.

Thank you very much!

Altera_Forum
Почетный участник II
889Просмотр.

Hi, 

 

I designed a fir filter using FIR Compiler v8.1 but compilation failed with Modelsim SE. 

 

Compilation message: 

vcom -work auk_dspip_lib ..\..\Hdl\SOURCE\RTL\Lib_Altera\auk_dspip_lib_pkg_fir_81.vhd 

Model Technology ModelSim SE vcom 6.0d Compiler 2005.04 Apr 25 2005 

-- Loading package standard 

** Error: ..\..\Hdl\SOURCE\RTL\Lib_Altera\auk_dspip_lib_pkg_fir_81.vhd(1): expecting: ARCHITECTURE CONFIGURATION ENTITY LIBRARY PACKAGE USE 

 

How to deal with it? 

 

Thanks. 

Altera_Forum
Почетный участник II
889Просмотр.

this HDL file is encrypted. you should make sure you generate your FIR with the generate simulation model option checked and compile that for your simulation. if you're using VHDL the file will be <FIR instance name>.vho 

 

you could also do a gate level rather than RTL simulation but that would be slow.
Ответить