Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

cannot simulate PLL ip

Altera_Forum
Honored Contributor II
1,345 Views

Hi,  

 

I try to use a PLL in my design. I successfully create it from Qsys.  

Then i compile the files needed for simulation ( a vhd 'top level' file and a file called uart_pll_altera_iopll_151_m22pvxi.vo compiled in its own library).  

When i try to simulate the design Modelsim-Altera complains about the uart_pll_altera_iopll_151_m22pvxi.vo file like this : 

 

.....  

uart_pll_altera_iopll_151_m22pvxi.vo(137): Instantiation of 'altera_pll' failed. The design unit was not found.# Time: 0 ps Iteration: 0 Instance: /uart_pll/iopll_0  

File: ../uart_pll/altera_iopll_151/sim/uart_pll_altera_iopll_151_m22pvxi.vo# Searched libraries:# ../uart_pll_altera_iopll_151 

 

... 

 

it looks like the generated file from quartus calls another component which canot be found.... 

 

anybody knows how to deal with it? should i include any primitive library ?
0 Kudos
0 Replies
Reply