Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15322 Discussions

compiler can't fit design despite 1st stage compile reporting low utilization

Altera_Forum
Honored Contributor II
866 Views

I'm attempting to compile a kernel for an Arria 10 device. The 1st stage compile completes and reports the following utilization: 

 

ALUTS: 31% 

FFs: 33% 

RAM: 44% 

DSP: 10% 

 

Despite the design easily fitting into the part, the fitter fails with an errors message saying " Error <170048>: Selected device has 2713 RAM locations of type M20K block. However, the current design needs more than 2713 to successfully fit". 

 

Why such a large discrepancy between the resource utilization reported during the 1st stage compile and fitting?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
86 Views

The estimated resource utilization reported after the first stage of compilation is based on Altera's OpenCL model (and not even post-synthesis area utilization) and on Arria 10 I have encountered cases where logic and memory utilization were even 50% off. Modelling area utilization is not easy when the design has not been synthesized, even for Altera, so such discrepancies are expected. Unfortunately there is no way other than full placement and routing to get accurate resource utilization.

Altera_Forum
Honored Contributor II
86 Views

You can try to use the latest 17.0 SDK, as there are some resources management improvement made. 

 

Regards, 

CloseCL 

(This message was posted on behalf of Intel Corporation)
Reply