- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have a constant for eg. 5.Now i have to convert into vector form.How can i do it in vhdl code?I think there is no necessary to write a code in testbench for the waveform,because there is no need of waveform. Where i have to see the result............ please help.....
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
std_logic_vector(to_unsigned(integer,integer'length))

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page