- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
On the schematic I have an input named clock. In reality this should be a differential signal. Meaning, I should assign two pins instead of one.
Likewise, I have LVDS outputs coming from an LVDS Megafunction. These are also single signals on the schematic. And they should have differential pins assigned. The Pin Planner somehow is not supporting this...Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
As in HDL design descriptions, you'll connect the positive pin only in the schematic. The negative pin is assigned automatically by selecting a differential IO standard.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks, that is somewhat counter intuitive and should be mentioned on a prominent place.
![](/skins/images/E799062D82CA2A220ED12C6FD1960495/responsive_peak/images/icon_anonymous_message.png)
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page