Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

'error loading design' when simulating sopc system

Altera_Forum
Honored Contributor II
‎06-09-2010 12:20 AM
1,059 Views

I'm having trouble simulating my SOPC system in modelsim. I click 'run simulator' and modelsim starts. I then use the s macro but get 'error loading design'. 

 

The compile report summary seems to indicate that some include files aren't opening 

Error: C:/Altera/91sp1/quartus/de0b/steveprosopc.v(14766): Cannot open `include file "altpll_0.v". 

** Error: C:/Altera/91sp1/quartus/de0b/steveprosopc.v(14767): Cannot open `include file "AVALON_FFT_WRAPPER.v". etc etc. 

 

I have the FFT IP within my system. Not sure if i'm doing it correctly, or if this could originate from errors in my code - but everything compiles ok and my software runs as expected in nios.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.