Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

extracting TimeQuest DDR3 parameters for Hyperlynx

Altera_Forum
Honored Contributor II
‎12-20-2010 08:11 AM
1,902 Views

Hi all,  

I’m extracting my fpga timings for a Hyperlynx simulation 

Did anyone make a Tcl script for these parameters extraction? 

It can be handy 

Guy
Preview file
1250 KB
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎09-16-2011 05:15 PM
910 Views

I know this was a while ago but did you ever succesfully extract the information you were looking for? I am trying to do it know and the timingquest data just isn't making sense to me.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-26-2014 02:59 PM
910 Views

Hi, did anyone find solution for this?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.