Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

false path?

Altera_Forum
Honored Contributor II
1,323 Views

Hi, 

I've got an internally generated page signal which changes state every few thousand clocks and the timing isn't particularly important. Am I best to treat this as a false path or use some form of multicycle constrain in TimeQuest. 

 

If it's the latter please could you state which multi-cycle exception I should use as it is really confusing - I will read up in the mean time. 

 

Thanks, 

D.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
578 Views

If the timing doesn't matter at all, use a set_false_path exception. 

 

If it's an asynchronous signal and your synchronizing logic assumes a maximum propagation delay, use set_max_delay. 

 

In my opinion, set_multicycle_path exceptions should be used only for synchronous signals for which the setup and/or hold relationship needs to be changed by a certain number of clock cycles.
0 Kudos
Altera_Forum
Honored Contributor II
578 Views

Thanks. 

 

set_false_path is what I need.
0 Kudos
Reply