how to generate a post synthesis netlist without generating io buffer primitives

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

how to generate a post synthesis netlist without generating io buffer primitives

1,263 Views

Hello , i use a stratix IV EP4SE530 and i generate a post synthesis netlist with quartus II avec cette commande

quartus_eda --resynthesis --tool=apsii --netlist=<output_netlist_file> <quartus ii project name>

This command generates a verilog post synthesis netlist which introduces basic primitives used on the design ( lut,flipflop,I/O buffers...)

I need an option that eliminate the generation of I/O buffers in this netlist.

I would like to generate a post mapping netlist without I/O buffers

thak you for your help

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.