Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

how to implement a simple SERDES in VHDL?

Altera_Forum
Honored Contributor II
‎04-02-2015 08:53 AM
1,859 Views

Hi, 

I have a serial datastream and a DDR clock. I want to deserialize it to 12 bit parallel data and one clock, single edge. 

Is there anybody that can help me with it? Is there a design example? I use a Cyclone V. 

 

Thanks!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-02-2015 04:26 PM
921 Views

Use the ALTLVDS_RX IP supplied (free) by Altera.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.