Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

keepers?

Altera_Forum
Honored Contributor II
2,621 Views

A simple one I think: 

Could somebody tell me the definition of 'keepers' that I'm using in my sta reporting, as in 'get_keepers'. How does it differ from 'registers' or 'ports'. 

Can't seem to find a definition in the documentation.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
1,817 Views

 

--- Quote Start ---  

A simple one I think: 

Could somebody tell me the definition of 'keepers' that I'm using in my sta reporting, as in 'get_keepers'. How does it differ from 'registers' or 'ports'. 

Can't seem to find a definition in the documentation. 

--- Quote End ---  

 

 

Hi Witty, 

 

Terminology Definition:  

 

nodes: Most basic timing netlist unit. Use to represent ports, pins, and registers. 

 

keepers: Ports or registers. (1) 

 

cells: Look-up table (LUT), registers, digital signal processing (DSP) blocks, 

TriMatrix memory, IOE, and so on. (2) 

 

pins: Inputs or outputs of cells. 

 

nets: Connections between pins. 

 

ports: Top-level module inputs or outputs; for example, device pins. 

 

For more info's look into: 

 

http://www.altera.com/literature/hb/qts/qts_qii5v3_02.pdf 

 

in the timequest chapter. 

 

Kind regards 

 

GPK
0 Kudos
Altera_Forum
Honored Contributor II
1,817 Views

Thanks. 

 

It would help when searching if I spelt it 'keepers' and not 'kepers' :)
0 Kudos
Reply