minimum pulse width report in Quartus II with cyclone IV and ALTGX IP

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

minimum pulse width report in Quartus II with cyclone IV and ALTGX IP

899 Views

Hello.

Using Cyclone IV with ALTGX (also alt_c3gxb_reconfig) IP CORE, after QUARTUS II Compilation, Synthesis, etc. and TimeQuest..

I got a report of problem with minimum pulse width (timing of setup and hold have already fixed well).

I tried to find any obligation to the clk or ref clk to this IP CORE. Still don't know where is the problem.

I tried to connect 100MHz input and also 27MHz input. It looks like it doesn't fix the reported problem..

What should I check or change?

Thanks.

Lior.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.