Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15322 Discussions

out_of_context mode equivalent in quartus tool

Honored Contributor II

Hi Forum, 

I am a beginner in using quartus tool. I have a question regarding I/O buffer insertion in quartus. Earlier I used Vivado tool for synthesizing my design and I used out of context mode in vivado (which will make sure that no IOBUFs are getting inferred for submodules) when I did analysis on sub modules in my design. I wanted to know the out_of_context equivalent in quartus tool or how to tell quartus tool not to infer IO buffers. 


Thank you, 

0 Kudos
1 Reply
Honored Contributor II

There is no OOC mode in quartus. 

But what you can do is declare signals as "virtual pins". Using this, you can synthesis a module without it attempting to connect your module ports to IOs