output clock constraint

[Altera_Forum]

Hi, 

  i'm a newer for the timequest, in my design, 125M clock clk_125m is divided  by 5 to generate signal a (60% duty_cycle), then a is pipelined by clk_125m to generate signal b, as my output clock port. How can i define clock b?   Thx!