Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!
Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I wanted to know how the optimal global bandwidth of DDR is calculated in the profiler?The board's available bandwidth is 25600MB/s,but the profiler tells that the Optimal bandwidth is only 6755MB/s.Why is it that? Thanks a lot!
