Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15388 Discussions

quartus_fit was unexpectedly terminated by signal 9

BigHandsomeBee
587 Views

I'm using Quartus Prime Pro 21.2.

When I synthesized a design on Stratix 10, I got an error:

Error(20549): Current module quartus_fit was unexpectedly terminated by signal 9. This may be because some system resource has been exhausted, or quartus_fit performed an illegal operation. You can view system resource requirements on the System and Software Requirements page of the Intel FPGA website (https://fpgasoftware.intel.com/requirements/).

 

I'm running the software on Ubuntu 20.04 with 32GB RAM.

0 Kudos
3 Replies
Nurina
Employee
571 Views

Hi,


This error occurs due to exhaustive system resources usage. I believe your OS and memory is supported by Quartus. Does this happen to all the designs you try to compile? Can you attach a .qar file?


Regards,

Nurina


Nurina
Employee
547 Views

Hi,

 

We did not receive any response to the previous question/reply/answer that I have provided, thus I will put this case to close pending. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.

 

Regards,
Nurina

P/S: If you like my comment, feel free to give Kudos. If my comment solved your problem, feel free to accept my comment as solution!

majinfly
Beginner
507 Views

Hi 

I have the same problem as him。

I'm using Quartus Prime Pro 21.1 and the  device is Stratix 10, Error:

Error(20549): Current module quartus_fit was unexpectedly terminated by signal 6. This may be because some system resource has been exhausted, or quartus_fit performed an illegal operation. You can view system resource requirements on the System and Software Requirements page of the Intel FPGA website (https://fpgasoftware.intel.com/requirements/).

Archive project will also fail.

 

 

 

 

Reply