- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,all,
i use the fpga for asic prototype verification, i use the quartus to generate a .sof file. and use it in different fpga development board. some boards works well while some cannot work. can anyone explain this for me? and how to solve this problem. i will very appreciate for your advice. and i am sorry for my poor English. :oops:Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page