Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

subtractor in quartus

jjxichn
Beginner
1,120 Views

Hello All, I am new to Altera and I am using Agilex to do some interesting stuff. Does any one know whether Quartus Prime 20.4 have ip core to do subtraction with embedded pipelines? I only see Multiply Adder Intel FPGA IP core inside it. What is the best way to do subtraction? Shall I write it in verilog explictly?

Labels (1)
0 Kudos
1 Solution
FvM
Honored Contributor I
1,026 Views

Hi,

you can use Fixed Point Functions IP, Parrallel Add. Substraction is generated by giving a minus sign to one input parameter.

It has all options to set different pipeline levels and estimates speed.

View solution in original post

0 Kudos
4 Replies
FvM
Honored Contributor I
1,082 Views
Hi,
did you notice the "+/-" symbol in DSP block schematic? Fixed and float IP perform both add and substract.
0 Kudos
jjxichn
Beginner
1,065 Views

That +/- is only for DSP. But I prefer to use ALMs. So I am curious if we can use any IPs to do substraction using ALMs as a pipelined fashion?

0 Kudos
FvM
Honored Contributor I
1,027 Views

Hi,

you can use Fixed Point Functions IP, Parrallel Add. Substraction is generated by giving a minus sign to one input parameter.

It has all options to set different pipeline levels and estimates speed.

0 Kudos
ShengN_Intel
Employee
981 Views

Hi,


Do you have any further update or concern?


Thanks,

Regards,

Sheng


0 Kudos
Reply