Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15388 Discussions

the gate level simulation hasn't any delay,why?

HXu12
Beginner
1,243 Views

I simulated a 32 bit adder in the gate level with Modelsim-INTEL FPGA STARTER EDITION 10.5b。The result is same as the RTL Simulution,and I cann't see any delay . Quartus edition is 17.1. Thank you!

0 Kudos
6 Replies
HXu12
Beginner
136 Views
posted a file.
HXu12
Beginner
136 Views
posted a file.
KhaiChein_Y_Intel
136 Views

Hi,

 

May I know what device you are using?

 

Thanks

HXu12
Beginner
136 Views

HI,

I am using the 5CSEMA5F31C6N device of Cyclone V family。

Thanks​

KhaiChein_Y_Intel
136 Views

Hi,

 

Referring to the user guide, https://www.intel.com/content/www/us/en/programmable/documentation/gtt1529956823942.html (Simulation Levels), gate level timing simulation is not supported for Cyclone V. It is supported only for the Arria® II GX/GZ, Cyclone® IV, MAX® II, MAX® V, and Stratix® IV device families.

 

It is recommended to use Timing Analyzer instead of gate-level timing simulation.

 

Thanks.

HXu12
Beginner
136 Views

ooo,I see😃 .

thanks a lot!​

Reply