Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

timing constraints

shxb
Beginner
366 Views

hi,

  We have encountered timing failure in Quartus, it is due to massive RAM usage, above 90 percent, we do not pipeline enough cycles for control signals, and without implementing modification in RTL, because it related so many modules.

  Can we set some constraints in synthesis or PR stage to solve this problem? eg: max fanout? Does this synth_attribute have module level syntax? or any other suggestion ? TCL command is preferred, thanks in advance.

0 Kudos
4 Replies
SyafieqS
Moderator
328 Views

Shen,


Quartus has few syn attribute in file->new file-> right click insert template_> Quartus attribute. I believe the attribute you are looking for might be there, fanout etc. Might need to check on this first.


SyafieqS
Moderator
290 Views

Shen,


May I know if there is any update?



shxb
Beginner
269 Views

i am sorry it does not help. i want to do project level constraint, not module level constraint, for it has so many related modules. 

SyafieqS
Moderator
232 Views

Hey,


I might misunderstand the description earlier as this due to timing failure. If the RAM is due to high fanout, without modifying the RTL, there is Quartus tool can duplicate register in assignment editor. You can specify the node and manual duplication register and value of how much register need to be replicated. The tool will handle the placement and routing. Or, you try to over constraint the node to see if Quartus can pull the register closer by specifying set_max_delay.


Reply