Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
공지
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

vectors in VHDL 2

Altera_Forum
명예로운 기여자 II
1,991 조회수

hi every body 

im new to vhdl 

i wanna write a code for this picture but for its N-scale 

http://i41.tinypic.com/35ksllh.png  

so i need to have N vectors with different length.N is a parameter. 

how i should write the code?
0 포인트
4 응답
Altera_Forum
명예로운 기여자 II
1,002 조회수

just have an array of vectors to the maximum length, and only use the number of bits you need. Bits left unconnected will be removed by the synthesisor.

0 포인트
Altera_Forum
명예로운 기여자 II
1,002 조회수

Another option is to build a recursive component that reduces the width of the input and output vector with each recursion.

0 포인트
Altera_Forum
명예로운 기여자 II
1,002 조회수

 

--- Quote Start ---  

Another option is to build a recursive component that reduces the width of the input and output vector with each recursion. 

--- Quote End ---  

 

 

thanks,but how i should do it? 

and in the main entity how i can use components output since the output has different length!?
0 포인트
Altera_Forum
명예로운 기여자 II
1,002 조회수

thank u my friend

0 포인트
응답