Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

verilog code to block schematic convert

Altera_Forum
Honored Contributor II
‎10-15-2009 05:41 PM
5,334 Views

in quartus is it possible to convert verilog code to block schematic.

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-16-2009 02:41 AM
4,071 Views

You can create a "Symbol File" (with your verilog file open click File->Create/Symbol File) associated to your verilog module, so you can use it as a block in your block schematic file.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.