Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

verilog data latching.

m_kumar
New Contributor I
204 Views

Hi.

can anybody help to how to latch the data with different clock  inputs  (means: i'am getting an 12 bit data serially at 200Mhz clk input. i'm storing it in reg varialble, and i want use that 12bit data in 50Mhz clock source in another module).

Thanks.

regards

0 Kudos
3 Replies
Kenny_Tan
Moderator
197 Views

you may use set multi cycle clock for this type of requirement. You can refer to https://www.intel.com/content/www/us/en/programmable/quartushelp/17.0/analyze/sta/sta_db_set_multicy...


m_kumar
New Contributor I
175 Views

Thank you so much sir. i'm done with the task. 

Thanks for valuable feedback

Kenny_Tan
Moderator
182 Views

We do not receive any response from you to the previous answer that we have provided. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


Reply