Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15548 Discussions

why different simulation outputs modelsim and simulation wave editor for ring osc..

Altera_Forum
Honored Contributor II
869 Views

Hello to everyone. 

 

I apologize for disturbing you. I am trying to modeling ring oscillator in FPGA. You can see my design details in attached photo files.  

 

 

  • At first modeled it schematically(photo1) then i run timing simulation it via simulation waveform editor/university program tools. 

 

With this method i can see timing delays outputs(photo2 and photo3). when simulation results expanded outputs  

 

 

  • Then i want to see my outputs delays in modelsim. For this purpose i convert my schematic design to .vhd file(file>create/update>create hdl design...). Then i use gate level simulation tool in quartus for modelsim. .... When I look at the results(photo4-->results, photo5-->zooming results) there is a problem. 

 

The outputs of modelsim and university program quite different from each other. In modelsim the delay for the next output from the previous one logic delays periodically  

increasing(photo 4 photo 5). But in simulation waveform editor/university program ring oscillator outputs logic delays not periodic(photo 2 photo3).  

What is the main reason for this situation and which result is correct? i couldnt decided.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
85 Views

Hi, 

 

Can you share the .bdf file? 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Altera_Forum
Honored Contributor II
85 Views

Ok, thanks for your interest, i sent it.

Altera_Forum
Honored Contributor II
85 Views

Hi, 

 

Yes, In simulation result we can see the difference. 

This is because of the conversion(.bdf to .vhd/.v) which we are doing. 

The conversion is adding some extra delay/logic which can be seen in RTL viewer because of which we are getting the different results. 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Reply