Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
573 Discussions

Agilex 5 AI flow

K606
New Contributor III
‎06-26-2025 09:31 AM
1,258 Views

I noticed that there is a guide here https://www.intel.com/content/www/us/en/support/programmable/support-resources/guided-journey/agilex7/ai-design.html  for AI flow on the Agilex 7

 

How come there is not a similar one for the A5?

 

Thanks!

0 Kudos

Link Copied

3 Replies
SueC_Altera
Employee
‎06-26-2025 12:01 PM
1,234 Views

Hi K606,

I'm sure you can imagine that it takes time to create new documentation when a new product family is released. In the meantime, you can use the A7 version as a guide.

Let us know if you have questions.

Thanks,

Sue

Copy link
JohnT_Intel
Employee
‎06-30-2025 06:31 PM
1,023 Views

HI,


You may refer to 16.1.1. [HL-JTAG] Software Requirements for the Agilex 5 AI Suite Design example


Copy link
K606
New Contributor III
‎07-01-2025 01:07 AM
981 Views
In response to JohnT_Intel

Thanks John, I will look

In response to JohnT_Intel
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.