Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
445 Discussions

Arria V EVB HPS LED to GPIO registers mapping

bsp_user
Beginner
775 Views

Hi,

I try to understand the mapping between the HPS user LEDs and HPS GPIO Registers.

 

I found in the "Arria V SoC development board reference manual" the USER_LED_HPS0 (R17) 

bsp_user_0-1681921338109.png

I want to turn it on by writing 1 to the suitable memory address.

I found in the "Arria V HPS Register Address Map and Definitions" that there are 3 GPIO ports, each with its own data register.

bsp_user_1-1681921573512.png

My questions are:

1. What are these 3 gpio ports? how can I know each port responsibility and functionality? (I didn't find any information in the reference manual mentioned above)

 

2. How can I know to which specific bit in the data register I have to write 1 in order to power on the LED?   , I need some kind of document to map the GPIO ports and registers to the user defined LEDs

 

 

Thanks 

0 Kudos
1 Solution
Jeet14
Employee
689 Views

Hi,


The exact address assigned for HPS IO and FPGA IO can be seen from the Qsys address editor.


you can switch ON/OFF LED with the images supplied by the Intel. Kindly refer the Arria V SoC kit user guide.

https://www.intel.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/ug_av_soc_dev_kit.pdf


Regards

Tiwari


View solution in original post

0 Kudos
5 Replies
Jeet14
Employee
746 Views

Hi,


GPIO module Address range is reserved for GPIO's for HPS. This address is assigned in Qsys for FPGA/HPS IO in design.


Please find below inline response.


  1. GPIO module Address Map range is given for gpio0, gpio1, gpio2 with HPS. It means when you add HPS GPIO or FPGA PIO IP core in Qsys platform, then these addresses will allocate to HPS based on the GPIO's number.

example: you selected PIO core in QSYS and configured 8 bit output for 8 user LED and configure Pin planner for the FPGA IO which is physically connected on board. In Qsys, gpio range will be 0xFF708000 to 0xFF708008.


  1. For exact address, you need to check your design in Qsys for the IO's configured for LEDs..


Let me check for the reference design on arria V soc kit.


Regards

Tiwari





0 Kudos
bsp_user
Beginner
722 Views

Thank you for your reply.

So just two questions please:

 

1. If I want to know the mapping between the GPIO Port A Data Register bits and the actual LEDs , I can get it only from the Qsys design?

 

2. Do you know if I can see any of the USER_HPS LEDs (0-3) with my eyes (see if they turn on and off) on the evaluation kit?

 

 

 

 

0 Kudos
Jeet14
Employee
690 Views

Hi,


The exact address assigned for HPS IO and FPGA IO can be seen from the Qsys address editor.


you can switch ON/OFF LED with the images supplied by the Intel. Kindly refer the Arria V SoC kit user guide.

https://www.intel.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/ug_av_soc_dev_kit.pdf


Regards

Tiwari


0 Kudos
Jeet14
Employee
596 Views

Hi,


Let me know if you have any other query on this matter.


Regards

Tiwari


0 Kudos
bsp_user
Beginner
584 Views

Thank you for your help

0 Kudos
Reply