Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
573 Discussions

Cyclone V SoC Unused Pin

btmoreau
Beginner
‎12-14-2020 12:21 PM
1,329 Views
Solved Jump to solution

Hello,

I am attempting to design a PCB based around an Intel Cyclone V SoC and am struggling to figure out the unused pin connectivity. The Intel Pin Connection Guideline for the DIFFIO_TX pins directs me to "Connect unused pins as defined in the Quartus Prime software." and I have configured the unused pins in Quartus to be "As Input Tri-Stated with Weak Pull-up" but I'm not sure how to implement that in the actual PCB schematic. I am assuming I can leave the pin floating as it with be internally pulled up to the IO VCC and the SoC shouldn't be using it for any logical input but I would like someone to confirm this or direct me to any resources that could help me confirm this.

 

Thank you for your help and have a nice day!

 

-Bradley

0 Kudos
1 Solution

Link Copied

2 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.