Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems

Cyclone V SoC Unused Pin



I am attempting to design a PCB based around an Intel Cyclone V SoC and am struggling to figure out the unused pin connectivity. The Intel Pin Connection Guideline for the DIFFIO_TX pins directs me to "Connect unused pins as defined in the Quartus Prime software." and I have configured the unused pins in Quartus to be "As Input Tri-Stated with Weak Pull-up" but I'm not sure how to implement that in the actual PCB schematic. I am assuming I can leave the pin floating as it with be internally pulled up to the IO VCC and the SoC shouldn't be using it for any logical input but I would like someone to confirm this or direct me to any resources that could help me confirm this.


Thank you for your help and have a nice day!



0 Kudos
1 Solution
2 Replies