Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems

EMIF user logic timing diagram

srinivasan
Beginner
386 Views

I'm using EMIF IP Core in my Arria10 SoC, there's an auto-generated Avalon-MM interface to communicate with user logic, but I haven't found the timing diagram of Avalon-MM in the EMIF user guide so far, where can I find the the correct timing diagram?

0 Kudos
0 Replies
Reply