- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am working on Terasic SoC System on Module Evaluation KIT.
I am trying to configure FPGA from HPS through FPPx32 configuration scheme and then read/copy EPCS64 sector to HPS DDR3 memory.
MSEL is configured to 01010 using on board DIP switch.
I can see that FPGA portion is configured successfully but data read from EPCS64 are all 0xFF.
Please note that EPCS64 sector is programmed and verified with non 0xFF data.
Serial Flash Controller IP slave memory interface is connected to master interface of Avalon-MM Pipeline bridge and slave interface of Avalon-MM Pipeline bridge is connected to h2f_axi_master interface of hps_0 in platform designer.
Can MSEL in HPS scheme makes EPCS64 invisible to HPS ?
Is there any application note or design example to access EPCS from HPS when FPGA is configured in FPPx32 mode ?
Best Regards,
Naresh
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
While reading the document I have found that Serial Flash Controller IP expects "Active Serial" by default.
This seems to be non-configurable in Qsys.
And MSEL is set to FPPx32 to perform FPGA configuration from HPS.
Hence, EPCS can't be accessed from HPS.
Can someone please confirm ?
Best Regards,
Naresh
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for the post Naresh, I'm looking into this now.
I don't have access to that SoC eval kit, but I'm going to try and reproduce with the Terasic DE10 Nano, since that board appears to have the same FPGA and EPCS.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Naresh,
I discussed your issue with a colleague, and we studied the schematic for your devkit:
https://www.terasic.com.tw/cgi-bin/page/archive_download.pl?Language=English&No=1211&FID=ed51cec1fd3eff2414308b716a4a21fe
Given that the EPCS is connected to the active serial pins on the Cyclone V, it is only accessible during configuration. Since you hav chosen to configure via FPPx32, you cannot access the EPCS once the HPS has booted.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Naresh,
Is there any further question related to the case? Otherwise we would like to set the thread to community support
Thanks
Regards
Kian
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Naresh,
As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
Thanks
Regards
Kian

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page