Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
573 Discussions

On Cyclone-V, how do I configure a pin mux to use the DIFFIO_RX_B46P pin as a general purpose IO pin?

TYong5
Beginner
‎10-31-2019 04:00 PM
1,104 Views
 
0 Kudos

Link Copied

1 Reply
YuanLi_S_Intel
Employee
‎11-01-2019 06:55 AM
918 Views

Hi Thomas,

 

You may do so in pin assignment editor in Quartus.

 

Thank You.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.