Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
477 Discussions

On Cyclone-V, how do I configure a pin mux to use the DIFFIO_RX_B46P pin as a general purpose IO pin?

TYong5
Beginner
879 Views
 
0 Kudos
1 Reply
YuanLi_S_Intel
Employee
693 Views

Hi Thomas,

 

You may do so in pin assignment editor in Quartus.

 

Thank You.

0 Kudos
Reply