Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
311 Discussions

SDRAM Window Boundary in MPU Address space

AJama4
Beginner
535 Views

The SDRAM starting and ending address in the MPU Address space is modifiable. The window can be enlarged or shrinked at the cost of BOOT ROM region and FPGA slaves region. It is written in TR-Manual that the total amount of SDRAM addressable from the other address spaces can be configured at run time. It could be done by writing into the address filtering start and end registers in the L2 cache controller ? right?

When we are writing the Scatter file for placing our code in the SDRAM, how can we beforehand know what's the SDRAM base address in MPU Address space? Can we change the SDRAM boundary window in the preloader, if yes how?

0 Kudos
2 Replies
Ahmed_H_Intel1
Employee
180 Views

Hi,

Can you please give more info about the board you are using and the Kernel?

Regards,

 

AJama4
Beginner
180 Views

Hi,

I am using De1-SoC Board(without OS). I am mainly programming in bare-metal therefore I need to create a scatter file using Arm Compiler 5.

Reply