Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
573 Discussions

delete

rdb9878
Beginner
‎01-18-2023 08:03 AM
689 Views

Original question was a mistake, deleting.

0 Kudos

Link Copied

2 Replies
Jeet14
Employee
‎01-18-2023 07:17 PM
662 Views

Hi,

 

Arria V is having dual core arm cortex A9 only.

 

But, In assembly language CDP is used for Coprocessor data operations.

CDP{cond} coproc, #opcode1, CRd, CRn, CRm{, #opcode2}

where

coproc

is the name of the coprocessor the instruction is for. The standard name is p, where is an integer in the range 0 to 15.nn

 

For more details, you can find on ARM compiler armasm user guide

 

Regards

Tiwari

0 Kudos
Copy link
Jeet14
Employee
‎01-27-2023 03:27 AM
589 Views
In response to Jeet14

Hi,

 

If you have any other question on the matter, please let me know.

 

Regards

Tiwari

In response to Jeet14
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.