Does This FPGA Matmul Example Use Systolic Array?

Intel® oneAPI DPC++/C++ Compiler

Talk to fellow users of Intel® oneAPI DPC++/C++ Compiler and companion tools like Intel® oneAPI DPC++ Library, Intel® DPC++ Compatibility Tool, and Intel® Distribution for GDB*

Does This FPGA Matmul Example Use Systolic Array?

987 Views

Hello,

I am pretty new to oneAPI and HLS, so I wanted to confirm my analysis of one of the reference design codes from Intel oneAPI-samples Github.

I was looking for a systolic-array-based matrix multiplication using oneAPI and found this reference design:
https://github.com/oneapi-src/oneAPI-samples/tree/master/DirectProgramming/C%2B%2BSYCL_FPGA/ReferenceDesigns/matmul

It said in the readme file that it demonstrates a systolic-array-based high-performance general matrix multiplication on an FPGA. But as I was going through the memory transfer and computation code, it seemed like it was not implementing systolic-array-based computing. I could not see any data transfer from one processing element to another.

Am I missing some part or is it not using systolic-array-based matrix multiplication?

Thanks,

Junsang Yoo

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.