Items with no label
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
3338 Discussions

How to solve the issue with MKl DNN and missing AVX AVX2 instructions

MMohs7
Beginner
‎01-31-2020 07:53 PM
1,261 Views

I am running tf2.1 on windows 10 and Intel Core(TM) Core i7-7700 CPU.

 

When I make the CNN model a bit complex, i.e. 45000 parameters, python console in spyder crashes with these errors:

 

I tensorflow/core/platform/cpu_feature_guard.cc:145] This TensorFlow binary is optimized with Intel(R) MKL‑DNN to use the following CPU instructions in performance critical operations: AVX AVX2

To enable them in non‑MKL‑DNN operations, rebuild TensorFlow with the appropriate compiler flags

I tensorflow/core/common_runtime/process_util.cc:115] Creating new thread pool with default inter op setting: 8. Tune using inter_op_parallelism_threads for best performance.

 

I am not an advanced user, but I have tried a lot of remedies available online, none worked.

 

Would really appreciate any help, direction.

 

Cheers,

Mike

 

 

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.