Mobile and Desktop Processors
Intel® Core™ processors, Intel Atom® processors, tools, and utilities
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
16847 Discussions

Do Processors with SSE4 support also support SSSE3?

HMcKe
Beginner
‎07-14-2016 02:45 AM
2,505 Views

Is instruction set extension support cumulative? I assume so, but so far can not find a definitive statement that it is.

0 Kudos

Link Copied

4 Replies
idata
Employee
‎07-19-2016 08:52 AM
1,274 Views

Hi HughMck,

 

 

Most of Intel® technologies have backward compatibility. Could you please provide your processor model?

 

 

Regards,

 

Hellen.

 

0 Kudos
Copy link
HMcKe
Beginner
‎07-19-2016 08:57 AM
1,274 Views
In response to idata

Hi Hellen,

Thanks. That's largely what I had assumed.

There are two processor models I wanted to know about: i7-4790 and i5-4570.

 

Best Regards,

Hugh.

In response to idata
0 Kudos
Copy link
idata
Employee
‎07-22-2016 09:02 AM
1,274 Views
In response to HMcKe

Hi HughMcK,

 

 

Since both include SSE4 and AVX, they might have backward compatibility and should work. Please let me know if there is something else I could do for you.

 

 

Regards,

 

Hellen.

 

In response to HMcKe
0 Kudos
Copy link
HMcKe
Beginner
‎08-08-2016 05:40 AM
1,274 Views
In response to HMcKe

Hi Hellen,

No other questions just now. Thanks.

Hugh.

In response to HMcKe
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.