A problem in SOPC

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

A problem in SOPC

993 Views

I want to build a new component in SOPC,an error occurs when I add HDL files:

Error: command "quartus_map --generate_hdl_interface=E:/de2proj/ip_vga/ce_temp_directory/vga_output.v ce_temp_directory/ce_temp_quartus_project" returned 3
Error (10000): Verilog HDL or VHDL error: error generating xml interface file for HDL file %s, interface file not generated.E:/de2proj/ip_vga/ce_temp_directory/vga_output.v
Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings
    Error: Processing ended: Sat Jul 15 00:59:48 2006
    Error: Elapsed time: 00:00:02
Error: E:/de2proj/ip_vga/ce_temp_directory/vga_output.v.xml does not exist

How solves this problem,I need your helps.

Is this problem related with the license for Quartus II?

Thanks! http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/biggrin.gif

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.