Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

A problem of TES IP core

Altera_Forum
Honored Contributor II
‎12-12-2011 02:45 PM
1,679 Views

I add the module triple-speed-ethernet ip core into sopc，but after build project，a file named **_time_limited.sof is generated , what's the problem ? how should i deal with it

0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎12-12-2011 03:14 PM
973 Views

Buy the Triple Speed Ethernet core, since it is not free.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-13-2011 04:07 AM
973 Views

THANK YOU ,YEAH I KNOW:o

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-13-2011 08:16 AM
973 Views

You can still use the time limited .sof file to evaluate your design though.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.