- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I have a 16 bit wide Flash memory and a 32 bit wide RAM attached to the Nios II. In the evaluation kit (Altera Embedded Systems Development Kit, Cyclone III Edition) address bit 0 is omitted for the Flash memory and address bits 0 and 1 are omitted for the RAM. How can I make sure the data is only addressed wordwise? Or will the Nios II by default address the memory wordwise? Regards MartinLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If anybody has the same question here is the response I got from the Altera support:
For masters, the address signal represents a byte address. The value of the address must be aligned to the data width. To write to specific bytes within a data word, the master must use the byteenable signal. For slaves, the inter-connect translates the byte address into a word address in the slave’s address space so that each slave access is for a word of data from the perspective of the slave. For example, address= 0 selects the first word of the slave and address 1 selects the second word of the slave. Please refer to the following user guide page 30 "Avalon MM salve addressing". http://www.altera.com/literature/manual/mnl_avalon_spec.pdf
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page