Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Achieving higher performance?

Altera_Forum
Honored Contributor II
2,505 Views

Hello i want to make my design as fast as possible to run uCLinux, my software is running at 40ms and should run at 8ms. 

 

I am using a linux with MMU, 50mhz clock, 32k Data and instruction Cache, My TCMemory has 1KB. 

In the make menuconfig i've selected ENABLE MUL INSTRUCTION (is mulx better?) 

 

What can i do to get a better performace? Any tips? 

 

Thanks
0 Kudos
21 Replies
Altera_Forum
Honored Contributor II
211 Views

When you inserted the bridge did you address space change (i.e. did your BSP break)? The slave port of the bridge causes everything on the other side of it to be offset in the memory space as seen by the master. So to make sure your address space doesn't change you either place the bridge at offset 0x0 and leave everything else connected to it alone or.... place everything connected to the bridge at some offset starting at 0x0 as seen by the bridge master then shift the bridge slave port upward in the address space so that you end up with the same layout as the bridge-less system had. 

 

That all said, putting extra latency between the CPU and memory for a few MHz increase is not a good idea. In fact leaving the CPU at the same frequency and increasing your memory speed *never* increases your program throughput since the CPU master bandwidth remains the same and you end up adding latency. The only time it makes sense to run the CPU on a slower domain than main memory is if you have big caches and DMAs to do the heavy lifting.
0 Kudos
Reply