Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12652 Discussions

Assert reset signal in HPS

SrLam9
Novice
1,612 Views

Hi,

I am using an Arria 10 with the HPS running Linux. I want to be able to reset devices such as i2c-0 and uart from software. I tried read/write to the reset manager register, but I receive an unhandled fault error and Bus Error. Is it possible to access the reset register from user-land? I am using mmap() to access the registers.

 

Thank you

0 Kudos
1 Reply
Ahmed_H_Intel1
Employee
647 Views

Do you reveal the IPs you want to reset at the FPGA side? What I understood that you want to reset devices IPs in FPGA from the LINUX, correct?

0 Kudos
Reply